A 2.6psrms-period-jitter 900MHz all-digital fractional-N PLL built with standard cells
نویسندگان
چکیده
An all-digital fractional-N Phase-Locked Loop (PLL) built with standard cells and digital synthesis tools allows easier integration with digital blocks and portability to different processes or technologies. This paper presents a PLL built with standard cells and digital synthesis tools and achieves good jitter performance. It uses an embedded time-to-digital converter (TDC) with multipath to increase TDC resolution, and includes digital correction circuitry to resolve issues from clock skew. A .18μm CMOS prototype occupies 500μm x 500μm of area, generates a 900MHz clock from a 10MHz reference, has phase noise of -90dBc/Hz at 1MHz offset and 2.62psrms jitter while consuming 4.2mA from a 1.8V supply.
منابع مشابه
A 1GHz Fractional-N PLL Clock Generator with Low-OSR ΔΣ Modulation and FIR-Embedded Noise Filtering
Offering less than 1ppm frequency resolution, a ΔΣ fractional-N PLL enables flexible frequency planning and reliable spread spectrum modulation for digital clock generation [1, 2]. Use of low-cost ring VCOs however, mandates a wideband PLL design, which makes it difficult for the PLL to filter out high-frequency quantization noise from the ΔΣ modulator. In many digital clocking systems, such as...
متن کاملPhase noise and jitter modeling for fractional-N PLLs
Abstract. We present an analytical phase noise model for fractional-N phase-locked loops (PLL) with emphasis on integrated RF synthesizers in the GHz range. The noise of the crystal reference, the voltage-controlled oscillator (VCO), the loop filter, the charge pump, and the sigma-delta modulator (SDM) is filtered by the PLL operation. We express the rms phase error (jitter) in terms of phase n...
متن کاملA 900MHz CMOS RF Transceiver Including Digital Baseband and Hardware-MAC for IEEE 802.15.4/ZigBee Applications
This paper presents a fully-integrated RF transceiver operating from 860 to 930 MHz. The device parameters are compliant to the IEEE 802.15.4 standard. The analog portion of the chip contains a direct-conversion receiver, a fractional-N PLL, a direct-conversion transmitter and a TR-switch. Digital baseband signal processing as well as MAC support are also implemented on the same chip. Only mini...
متن کاملDelta-Sigma Modulation in Fractional-N Frequency Synthesis
This paper describes a delta-sigma ( A-Z ) modulation and fractional-S frequency division technique to perform indirect digital frequency synthesis based on the use of a phaselocked loop (PLL). The use of 1 Y modulation concepts results in a beneficial noise shaping of the phase noise (jitter) introduced by fractional-S division. The technique has the potential to provide low phase noise, fast ...
متن کاملA 4.4-5.4GHz digital fractional-N PLL using ΔΣ frequency-to-digital converter
A phase interpolator (PI) based fractional divider is used to improve the quantization noise shaping properties of a 1-bit ∆Σ frequency-to-digital converter (FDC). Fabricated in 65nm CMOS process, the prototype calibration-free fractional-N Type-II PLL employs the proposed FDC in place of a high resolution TDC and achieves -102dBc/Hz in-band phase noise and 852fsrms integrated jitter (1k-40M) w...
متن کامل